Maulana Azad National Urdu University

Master of Computer Application

II Semester Examination May - 2015

CS121: Computer System Architecture

Total Marks: 70 Time: 3 hours

نوث: حسب ذیل سوالات میں سے کوئی یا فی (5) کے جوابات مطلوب ہیں: 14X5 = 70Hexadecimal (101)₁₆ كوبائنري Octal كوبائنري Octal اجاداري اوراعشاري (Decmical) مين تبديل كيجياور (3456) اجاداري (i (Octal) کو(Hexadecimal) مشش اعشاری میں تبدیل کیجے۔ 110100.0111110011 يائىزى نمبركۇشش اعشارى (Hexadecimal) نمبر مين تبديل سيجي (ii (1001.0010₂) بائىزى نمبركو (Decimcal) اعشارى مين تبديل تيجيه 46.875 اعشارى (Decimal) نمبركو بائىزى نمبر Convert (101)₁₆ Hexadecimal to Binary, Octal and Decimal and (3456)₈ Octal to 1. i) Hexadecimal. (7 Marks) ii) Convert the binary number 110100.0111110011 to hexadecimal number. Convert the binary number 1001.00102 to decimal. Convert the Decimal number 46.875 to binary number. (7 marks) F=R'ST' + RST جو اور R, S میں دیا گیا ہے جو Boolean Function F (i -2 F كومصنوعات كي كم ازكم رقم (Minimum Sum of Products) كي شكل مين اظهار كيجيه -F كورقم كى كم ازكم مصنوعات (Minimum Product of Sums) كى شكل ميں اظہار كيجے۔ Strobe اور Handshaking کوخا کہ کے ذریعہ بیان کیجے۔ (ii Given the Boolean function F in three variables R, S and T as i). (7 Marks) F = R'ST' + RS'T + RSTa. Express F in the minimum sum of products form Express F in the minimum product of sums form ii) Explain Strobe and Handshaking with diagram. (7 Marks) دیے گئے Logic Operations کوسرف NOR اور NAND Gates کوشرف (i i. NOT iii. OR iv. XOR ii. AND

-3

Binary Adder Subtractor کوخا کہ کے ذریع تفصیل سے سمجھا ہے۔ (ii

3. i) Implement the following logic operations using only NOR and NAND Gates. ii. AND iii. OR iv. XOR (7 Marks)

Explain Binary Adder - Subtractor with Diagram. ii) (7 Marks)

S
$$C_{in} = 0 C_{in} = 1$$

0 $D = A + B \text{ (add)}$

D = A + 1 (increment)

$$D = A - 1$$
 (decrement)

D = A + B' + 1 (subtract)

- (a) direct (b) immediate (c) relative (d) register indirect
- (e) index with R₁ as the index register
- 4. i) Design an arithmetic circuit with one selection variable S and two n-bit data inputs A and B. The circuit generates the following four arithmetic operations in conjunction with the input carry C_{in}. Draw the logic diagram for the first two stages. (7 Marks)

$$S C_{in} = 0 C_{in} = 1$$

$$0 D = A + B (add)$$

D = A + 1 (increment)

1
$$D = A - 1$$
 (decrement)

$$D = A + B' + 1$$
 (subtract)

ii) An instruction is stored at location 300 with its address field at location 301. The address field has the value 400. A processor register R₁ contains the number 200. Evaluate the effective address if the address mode of the instruction is (a) direct (b) immediate (c) relative (d) register indirect (e) index with R₁ as the index register. (7 Marks)

$$X = \frac{A - B + C * (D * E - F)}{G + H * K}$$
 Arithmetic Statement -5

5. i) Write a program to evaluate the arithmetic statement:

$$X = \frac{A - B + C * (D * E - F)}{G + H * K}$$

a. Using a general register computer with three address instructions.

(14 Marks)

- b. Using a general register computer with two address instruction.
- c. Using an accumulator type computer with one address instruction.
- d. Using a stack organized computer with zero address operation instructions.

- 6. What are three modes of transfers? Describe DMA transfer in detail with diagram. (14 Marks)
- - Cache (ii میموری کے کہتے ہیں؟
 - iii میموری کی تشریح کیجیے۔
- 7. i) A computer employs RAM chips of 256^x8 and ROM chips of 1024^x8. The computer system needs 2K bytes of RAM, 4K bytes of ROM, and four interface units, each with four registers. A memory-mapped I/O configuration is used. The two highest order bits of the address bus are assigned 00 for RAM, 01 for ROM and 10 for interface registers.

(10 Marks)

- a. How many RAM and ROM chips are needed?
- b. Draw a memory address map for the system.
- c. Give the address range in hexadecimal for RAM, ROM and interface
- ii) What do you mean by Cache memory?

(2 Marks)

iii) Define Virtual Memory.

(2 Marks)